Abstract -In this paper, design methodology of area-efficient II. DESIGN OF AREA-EFFICENT AND and low-quiescent-current low-dropout regulators (LDOs) for LOW-QUIESCENT-CURRENT LDOs chip-level power management is proposed. As LDO chip size is dominated by the large size power transistor, guidelines are given to minimize its size when design specifications such as the 
INTRODUCTION VOUT
Recently, chip-level power management with embedded ILOAD t CPAR low-dropout regulators (LDOs) has drawn a great attention among the electronic industry and research community [1] [2] .
To minimize the chip size and power consumption, the Fig. 1 Schematic ofa generic LDO. embedded LDOs should have high area efficiency and low quiescent current consumption. However, most of LDOs Fig. 1 shows a generic LDO consisting of an error [3] [4] [5] [6] [7] are developed with the use of a large value output amplifier (EA), a PMOS power transistor (Mp), and a voltage capacitor that is normally ranged from few hundreds nF to reference that can be bandgap reference [10] [11] [12] [13] . Small several tens of gF. Integrating such large value output signal elements are included in Fig. 1 power distribution also hurts LDO stability. Although a larger Cg, due to the use of larger size power transistor helps to improve LDO stability, chip area efficiency is inevitably VIN increased.
To quantitatively evaluate stability of LDO at different load-current levels, extensive simulations are done at 0.13-gm CMOS technology. The error amplifier shown in Fig. 4 is used in the simulations. The current source IQ of that
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VOUT amplifier is around 10tA such that the quiescent current of I0 IO LDO is around 20gA Channel length of transistors in that error amplifier is designed to be four times the minimum feature size of 0.13-gm CMOS technology (e.g. L=0.52gm).
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The aspect ratio of transistors in that error amplifier is designed to make the VOEA_MN equal to -0. V. The actual aspect ratio can be calculated using equation (6) $r0derived in this work, the minimum load current requirement can be released by using a larger size power transistor.
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